• Home Systems & Design Low Power - High Performance Manufacturing, Packaging & Materials Test, Measurement & Analytics Auto, Security & Enabling Technologies Special Reports Business & Startups Jobs Knowledge Center Technical PapersHome’;AI/ML/DLArchitecturesAutomotive/ AerospaceCommunication/Data MovementDesign & VerificationLithographyManufacturingMaterialsMemoryOptoelectronics / PhotonicsPackagingPower & PerformanceQuantumSecurityTest, Measurement, Analytics tech papersTransistorsZ-End Applications Home AI/ML/DL Architectures Automotive/ Aerospace Communication/Data Movement Design & Verification Lithography Manufacturing Materials Memory Optoelectronics / Photonics Packaging Power & Performance Quantum Security Test, Measurement, Analytics tech papers Transistors Z-End Applications Events & WebinarsEventsWebinars Events Webinars Videos & ResearchVideosIndustry Research Videos Industry Research Newsletters & StoreNewslettersStore Newsletters Store MENUHomeSpecial ReportsSystems & DesignLow Power-High PerformanceManufacturing, Packaging & MaterialsTest, Measurement & AnalyticsAuto, Security & Enabling TechnologiesKnowledge CenterVideosStartup CornerBusiness & StartupsJobsTechnical PapersEventsWebinarsIndustry ResearchNewslettersStoreSpecial Reports Home Special Reports Systems & Design Low Power-High Performance Manufacturing, Packaging & Materials Test, Measurement & Analytics Auto, Security & Enabling Technologies Knowledge Center Videos Startup Corner Business & Startups Jobs Technical Papers Events Webinars Industry Research Newsletters Store Special Reports Chiplets 2026: Where Are We Today? • Compelling reasons for using chiplets at the leading edge. • Jim Handy of Objective Analysis and Jawad Nasrullah from Palo Alto Electron kicked off last week’s Chiplet Summit with predictions about where the chiplet market is headed and why chiplets are needed to accelerate AI. • Handy noted that in the 1990s, multi-chip modules (MCMs) led to mid-’90s multi-chip packages (MCPs

Article Summaries:

  • Chiplet Summit leaders Jim Handy (Objective Analysis) and Jawad Nasrullah (Palo Alto Electron) outlined why chiplets are becoming essential for next‑generation AI processors. Handy traced the evolution from multi‑chip modules to modern chiplet packages, noting that large monolithic dies suffer low yields while chiplets offer higher yield and lower cost-AMD’s 4‑chiplet Zen 5 example shows a 59 % cost reduction for comparable die area. He highlighted memory scaling limits (SRAM stalls at ~5 nm) and the advantage of placing memory on older nodes via hybrid bonding, citing HBM and emerging non‑volatile memories. The session underscored that chiplets reduce capacitive overhead, lower I/O design costs, and align with the growing AI capital spend, which hit $70 B in 2025.
  • The Chiplet Summit highlighted why modular chiplets are becoming essential for next‑generation AI hardware. Experts Jim Handy and Jawad Nasrullah noted that chiplets-multiple dies in a single package with optimized in‑package links-offer higher yields and lower costs than large monolithic chips, especially at advanced nodes. They cited Xilinx’s multi‑chip FPGAs and AMD’s 4‑chiplet designs, which deliver more die area for 59 % of the cost. The talk also covered memory scaling limits (SRAM stalls at ~5 nm) and the rise of hybrid bonding, HBM, and new non‑volatile memories to keep costs down. Finally, the session linked chiplet economics to the rapid growth of hyperscaler AI spending, underscoring the technology’s commercial urgency.

Sources: