RFC: Shorten long register/sub-register index names
• jurahul 1 GPU targets generally have to define vector registers to address N consecutive scalar registers for use in vector instructions. • These are usually defined using Regist
Sub-Register
• jurahul 1 GPU targets generally have to define vector registers to address N consecutive scalar registers for use in vector instructions. • These are usually defined using Regist