• Home Systems & Design Low Power - High Performance Manufacturing, Packaging & Materials Test, Measurement & Analytics Auto, Security & Enabling Technologies Special Reports Business & Startups Jobs Knowledge Center Technical PapersHome’;AI/ML/DLArchitecturesAutomotive/ AerospaceCommunication/Data MovementDesign & VerificationLithographyManufacturingMaterialsMemoryOptoelectronics / PhotonicsPackagingPower & PerformanceQuantumSecurityTest, Measurement, Analytics tech papersTransistorsZ-End Applications Home AI/ML/DL Architectures Automotive/ Aerospace Communication/Data Movement Design & Verification Lithography Manufacturing Materials Memory Optoelectronics / Photonics Packaging Power & Performance Quantum Security Test, Measurement, Analytics tech papers Transistors Z-End Applications Events & WebinarsEventsWebinars Events Webinars Videos & ResearchVideosIndustry Research Videos Industry Research Newsletters & StoreNewslettersStore Newsletters Store MENUHomeSpecial ReportsSystems & DesignLow Power-High PerformanceManufacturing, Packaging & MaterialsTest, Measurement & AnalyticsAuto, Security & Enabling TechnologiesKnowledge CenterVideosStartup CornerBusiness & StartupsJobsTechnical PapersEventsWebinarsIndustry ResearchNewslettersStoreSpecial Reports Home Special Reports Systems & Design Low Power-High Performance Manufacturing, Packaging & Materials Test, Measurement & Analytics Auto, Security & Enabling Technologies Knowledge Center Videos Startup Corner Business & Startups Jobs Technical Papers Events Webinars Industry Research Newsletters Store Special Reports Chip Industry Technical Paper Roundup: Feb. • 24 Carrier mapping in sub‑2nm; CNN-to-edge HLS; sandpaper for atomic-precision surface finishing; LLM chip design education; nanolaser with extreme dielectric confinement; germanium-tin alloy semiconductors; low-voltage nanoscale MoS2 memristors; scaling routers with in-package optics and HBM4; RISC-V security. • New technical papers recently added to Semiconductor

Article Summaries:

  • Chip Industry Technical Paper Roundup: Feb. 24

Semiconductor Engineering’s library now includes nine new papers covering a broad spectrum of emerging chip technologies. Researchers from imec/KU Leuven report carrier‑mapping techniques for sub‑2 nm nanosheet transistors, while TU Dresden presents an automated CNN‑to‑edge HLS framework. KAIST demonstrates a carbon‑nanotube “sandpaper” for atomic‑precision surface finishing. A study from RPTU University of Kaiserslautern-Landau explores LLM‑based prompt coding for chip design education. DTU introduces a nanolaser with extreme dielectric confinement, and the University of Edinburgh explores high‑pressure routes to hexagonal GeSn alloys. RWTH Aachen/FZJ integrate low‑voltage MoS₂ memristors on CMOS, Technion/UC Berkeley/UC San Diego scale routers with in‑package optics and HBM4, and CISPA uncovers user‑exploitable security vulnerabilities in closed‑source RISC‑V CPUs.

  • Semiconductor Engineering’s February 24 roundup highlights a broad spectrum of recent research papers advancing chip technology. Key developments include carrier‑mapping of sub‑2 nm nanosheet transistors, an automated CNN‑to‑edge HLS framework, and a carbon‑nanotube “sandpaper” technique for atomic‑precision surface finishing. Other papers cover LLM‑driven chip‑design education, a nanolaser with extreme dielectric confinement, and a high‑pressure route to hexagonal GeSn alloys. Low‑voltage MoS₂ memristors are now integrated on CMOS, while in‑package optics and HBM4 are proposed to scale routers. Finally, a study uncovers user‑exploitable security vulnerabilities in closed‑source RISC‑V CPUs.

Sources: