TVM + LLVM flow for custom NPU: Where should the Conv2d tiling and memory management logic reside?
• Hi everyone, I’m a junior compiler engineer recently working on a backend for a custom NPU. • I’m looking for some architectural advice regarding the split of responsibilities be