<?xml version="1.0" encoding="utf-8" standalone="yes"?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom" xmlns:content="http://purl.org/rss/1.0/modules/content/">
  <channel>
    <title>Register on Tenu Tech Brief</title>
    <link>https://cluster-site.onrender.com/tags/register/</link>
    <description>Recent content in Register on Tenu Tech Brief</description>
    <generator>Hugo -- 0.146.0</generator>
    <language>en-us</language>
    <lastBuildDate>Tue, 24 Feb 2026 06:04:25 +0000</lastBuildDate>
    <atom:link href="https://cluster-site.onrender.com/tags/register/index.xml" rel="self" type="application/rss+xml" />
    <item>
      <title>RFC: Shorten long register/sub-register index names</title>
      <link>https://cluster-site.onrender.com/posts/rfc-shorten-long-register/sub-register-index-names/</link>
      <pubDate>Thu, 19 Feb 2026 19:55:09 +0000</pubDate>
      <guid>https://cluster-site.onrender.com/posts/rfc-shorten-long-register/sub-register-index-names/</guid>
      <description>• jurahul 1 GPU targets generally have to define vector registers to address N consecutive scalar registers for use in vector instructions. • These are usually defined using Regist</description>
    </item>
  </channel>
</rss>
